

United States Patent and Trademark Office

Inited	States Patent and Trademark COMMISSIONER FOR PATENT	Office
	P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov	

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/630,883	08/02/2000	Khosrow Golshan	82259/156 7954			
7590 04/14/2004			EXAM	EXAMINER		
Alistair K Chan		CHANG, AUDREY Y				
Foley & Lardner		ART UNIT	PAPER NUMBER			
Firstar Center 777 East Wisconsin Avenue			2872			
Milwaukee, WI 53202-5367			DATE MAILED: 04/14/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

•				•				
		Applicati	on No.	Applicant(s)				
		09/630,8	83	GOLSHAN, KHOSRO	GOLSHAN, KHOSROW			
	Office Action Summary	Examine	r	Art Unit				
_		Audrey Y	Chang	2872	gw_			
 Period for	The MAILING DATE of this communic Reply	cation appears on the	e cover sheet with the	e correspond nc addre	ess			
THE MA - Extension after Silver - If the per - If NO per - Failure - Any rep	RTENED STATUTORY PERIOD FO AILING DATE OF THIS COMMUNIC ons of time may be available under the provisions of K (6) MONTHS from the mailing date of this commu- priod for reply specified above, the maximum state to reply within the set or extended period for reply within the set or extended period for reply will be office later than three months aft patent term adjustment. See 37 CFR 1.704(b).	CATION. If 37 CFR 1.136(a). In no evinication. If days, a reply within the statutory period will apply and will, by statute, cause the app	ent, however, may a reply be tutory minimum of thirty (30) rill expire SIX (6) MONTHS fr blication to become ABANDO	e timely filed days will be considered timely. rom the mailing date of this comm NED (35 U.S.C. § 133).	nunication,			
Status								
1)⊠ R	desponsive to communication(s) filed	d on 29 January 200	04.					
· —	·	b)⊠ This action is r						
•		•		prosecution as to the m	nerits is			
-	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositio	n of Claims							
4a 5)□ C 6)⊠ C 7)□ C	<u>, </u>							
Application	n Papers							
10)⊠ TI A R	ne specification is objected to by the ne drawing(s) filed on 29 January 20 pplicant may not request that any objected leplacement drawing sheet(s) including the oath or declaration is objected to	004 is/are: a) \square acction to the drawing(s) the correction is required.	be held in abeyance. S red if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFR	1.121(d).			
Priority un	der 35 U.Ş.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachment(s	·)		_					
2) Notice (3) Informa	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PT ution Disclosure Statement(s) (PTO-1449 or F No(s)/Mail Date		4) Interview Summ. Paper No(s)/Mai 5) Notice of Inform. 6) Other:		52)			

Application/Control Number: 09/630,883 Page 2

Art Unit: 2872

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

- 1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on July 17, 2003 has been entered.
- 2. This Office Action is also in response to applicant's amendment filed on January 29, 2004, which has been entered as paper number 16.
- 3. By this amendment, the applicant has canceled claims 1-22 and 31-46 and has newly added claims 47-78.
- 4. Claims 23-30 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected invention, there being no allowable generic or linking claim. Applicant timely traversed the restriction (election) requirement in Paper No. 4.
- 5. Claims 47-78 remain pending in this application.

Drawings

6. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the features concerning the substrate of first material and the optical layer forming the a plurality of optical pathways overlaying the substrate recited in claims 47-78 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Application/Control Number: 09/630,883 Page 3

Art Unit: 2872

7. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference characters "720" and "705" have both been used to designate the same element in Figure 8. And the numerical references "730" and "710" designate the same part in Figure 8. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Response to Amendment

8. Applicant appears to submit a new figure, Figure 9, yet no such drawing is submitted.

Claim Rejections - 35 USC § 112

- 9. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 10. Claims 47-78 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

The specification and the claims fail to teach what is considered to be an "interference line". It is known that when two coherent light beams intercept with each other, they interfere with each other. The wavefront of the coherent light beams are generally spread out and the wavefronts for the coherent light beams will intercept at many different locations and different directions, (please see the wavefront demonstration in Figures 2-5 in particular in this application), and since an interference region is claimed for the coherent light beams to intercept, it is therefore not possible to have just an interference line and event to determine an interference line.

11. Claims 68, 73 and 77 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Page 4

The specification and the claims fail to teach how could "the interference region is configured to cause cancellation of light exiting the interference region output when no light is provided to both of first and second coherent light inputs", as recited in claim 73. If there is **no light** provided to both the inputs then there is basically no light entering the interference regions, then no interference will even exist at first place, therefore no cancellation of the interference is possible.

The specification and the claims also fail to teach how could the optical logic circuit provides both the NOT and NOT AND logical functions, as recited in claims 68 and 77.

Claim Objections

- 12. Claims 47-78 are objected to because of the following informalities:
- (1). The phrases concerning "an interference line" and the structures related to the interference line, recited in *various* claims, are confusing and indefinite, since it is not clear what is considered to be an interference line and how can such line be defined or even formed.
- (2). The phrase "the at least two input signals" and the phrase "the interference region" recited in claim 65 are confusing and indefinite since they each lacks a proper antecedent basis from earlier part of the claim.
- (3). The phrases "the first optical pathway", "the second optical pathway" and "the third optical pathway" recited in claim 69 are confusing and indefinite since they each lacks proper antecedent basis from earlier part of the claim.

Art Unit: 2872

(4). The phrase "the first coherent input" and the phrase "the second coherent input" recited in claim 73 are confusing and indefinite since they each lacks proper antecedent basis from its based claim.

(5). Claim "775" is misnumbered. It should be numbered as "77". The phrase "the optical processor" recited thereof is confusing and indefinite since it lacks proper antecedent basis from its based claim.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 14. Claims 47-58, and 63-78 are rejected under 35 U.S.C. 103(a) as being unpatentable over the patent issued to Usagawa et al (PN. 5,233,205).

Usagawa et al teaches an optical logic circuit based on quantum well design wherein the optical logic circuit comprises a substrate comprising a first optical material, (such as 50 in Figure 5A or 95 in Figure 6A or 6B), and a second optical layer overlaying the substrate wherein the second optical layer are formed or patterned to have a plurality of optical pathways or optical conduits, (52 in Figure 5A or 100, 101 and 102 in Figure 6B), wherein an interference regions are formed of the second optical layer as shown in Figures 1A to 1G. Usagawa et al teaches that a plurality of waveguides (3, 4, and 5) are used to provide optical input signals to a plurality of input gates (10, 10' and 10"), wherein the optical input signals enter a three-dimensional region surrounded by potential barrier (1), which then serves as the interference region, that includes or is connected to at least one output window (300') such that the input optical signals intercept and interfere with each other. An output gate (20, Figures 1A to 1G) is

Application/Control Number: 09/630,883

Art Unit: 2872

connected with the interference region to provide an *optical output signal*. Usagawa et al teaches that the optical output signal is a *Boolean logic output signal*, wherein the optical logic circuit can be designed to provide NOT (invert, Figure 1D), NOT AND (NAND, Figure 1F), and exclusive OR (NOR Figure 1G) optical logic functions, respectively.

With regard to claims 48, 51, 56-58, 66, 70-72, and 74, Usagawa et al teaches the optical logic circuit may be designed to give NOT logic function as the output signal, (Figure 1D), wherein an optical input signal may be a *constant coherent input signal*, ("1") that enters the interference regions through the input gate (10), and a *second input coherent optical signal* (X) may be switched ON or OFF and enters the interference region through the *second input gate* (10'). When the second coherent input signal is turned ON, the input signals from both gates interfere with each other to essentially cancel each other so that an invert or NOT optical logical function is resulted as the optical output signal, (please see Figure 1D, column 8, lines 8-25).

With regard to claims 49-50, 67, 68, 69, 75, and 77, Usagawa et al teaches that the optical logic circuit may be designed to give NAND logic function, (Figure 1F), wherein three input optical signals are used.

This reference has met all the limitations of the claims with the exception that an interference line is aligned with the output. However it is not clear what is considered to be the interference line for the reasons stated in the rejection above. But it is understandable that the output gate must be arranged so that the resultant output signal, after the interference as the result of the interference, can be propagated out of the interference region. Such feature is therefore either inherently met or an obvious modification to one skilled in the art to make the optical logic gate more efficient.

With regard to claims 63 and 64, this reference also does not teach explicitly that a laser diode or a semiconductor diode is used as the light source for generating the optical wave. However laser diode or laser semi-conductive diode are both well known light sources for operating optical logic circuit, such

Application/Control Number: 09/630,883

Art Unit: 2872

feature is either inherently met or an obvious modification to one skilled in the art for providing proper light sources with proper energy required to operate the optical logic circuit.

15. Claims 59-62 are rejected under 35 U.S.C. 103(a) as being unpatentable over the patent issued to Usagawa et al as applied to claim 55 above, and further in view of the patent issued to Logan et al (PN. 3,837,728).

The optical logic circuit taught by Usagawa et al as described for claim 55 above has met all the limitations of the claims. Usagawa et al teaches that the optical logic circuit may use gallium arsenide (GaAs) material as the substrate layer however it does not teach explicitly to use doped GaAs material, silicon or doped silicon materials as the substrate layer and optical layer for pathways (i.e. waveguides) respectively. However these materials are all well known semi-conductive materials for making waveguides or even optical logic circuit, as demonstrated by the teachings of Logan et al wherein a GaAs layer is used as substrate layer wherein doped GaAs layer is used as the optical waveguide. It would then have been obvious matters of design choices to one skilled in the art to use the claimed materials as the materials for designing the optical logic circuits for the benefit of using desired materials that provide the desired performance. It has also been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended used as a matter of obvious design choice. In re Leshin, 125 USPQ 416.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Audrey Y. Chang whose telephone number is 571-272-2309. The examiner can normally be reached on Monday-Friday (8:00-4:30), alternative Mondays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Drew Dunn can be reached on 571-272-2312. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/630,883

Art Unit: 2872

Page 8

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A. Chang, Ph.D.

Audrey Y. Chang
Primary Examiner
Art Unit 2872